

Required Course:	ECE 55900 MOS VLSI Design
Credit and contact hours:	(3 cr.) Class 3
2014-16 IUPUI Campus Bulletin description:	ECE 55900 MOS VLSI Design (3 cr.) P: ECE 30500 and ECE 36500 or Graduate Standing. Class 3. Introduction to most aspects of large-scale MOS integrated circuit design, including device fabrication and modeling; useful circuit building blocks; system considerations; and algorithms to accomplish common tasks. Most circuits discussed are treated in detail, with particular attention given those whose regular and/or expandable structures are primary candidates for integration. All circuits are digital and are considered in the context of the silicon-gate MOS enhancement-depletion technology. Homework requires the use of existing IC mask layout software; term projects assigned.
Prerequisite or corequisite:	ECE 305 or consent of instructor
Prerequisites by topic:	<i>Semiconductor devices (pn-junction diodes, BJTs, MOSFETs), digital logic (Boolean functions, logic building blocks, finite state machines), computer organization (datapath, control, memory hierarchy, arithmetic algorithms).</i>
Textbook:	<i>Principles of CMOS VLSI Design: A Systems Perspective</i> , Third Edition, N.H.E. Weste and David Harris, Addison Wesley, ISBN 0-321-14901-7
Coordinator:	Lauren Christopher, Assistant Professor of Electrical and Computer Engineering
Goals:	
Outcomes:	<p><i>A student who successfully fulfills the course requirements will have demonstrated:</i></p> <ul style="list-style-type: none"> i. an ability to analyze MOS circuits. [a,b,c,d] ii. an ability to synthesize MOS circuits. [c,e,k] iii. experience in oral presentation, teamwork, and document preparation for a finished design. [b, c] iv. an ability to create and simulate a hierarchical digital design using commercial grade CAD software.. [b,c,e,k]
Topics:	<p>Lecture Outline:</p> <p>1-2: Introduction: Historical Perspective and Future Trends; CMOS Process</p>

	<p>2-4: MOS devices, SPICE models</p> <p>5-7: Inverters</p> <p>8-10: Designing combinational logic gates in CMOS</p> <p>11-13: Designing sequential circuits</p> <p>14-15 Interconnect and timing issues</p> <p>16-17 Designing memory and array structures</p> <p>18-20 Designing arithmetic building blocks</p> <p>21-23 VLSI testing and verification</p> <p>24-25: System design issues</p> <p>26-27: Project Presentations</p> <p>Mid term exams take two lectures</p>
Computer usage:	Mentor Graphics PSpice Circuit Simulation
Laboratory projects:	
Evaluation methods:	Five short exams (45 minute each), two PSpice design projects, 10 homework assignments, and a comprehensive final exam.
ABET category:	Engineering science 1.5 credit or 50%, Engineering design 1.5 credits or 50%
Prepared by:	<u>Maher E. Rizkalla</u>
Date:	<u>March 20, 2009</u>

